发布时间:2024-05-27 17:49:26 - 更新时间:2024年06月29日 15:22
点击量:0
Semiconductor integrated circuits - General principles of measuring methods for MOS random access memories
This notice should be filed in fiont of MIL-P-55 15D dated 14 MAR 91
PUMP, HYDRAULIC, RAM, HAND DRIVEN
This specification is approved for use by all Department and Agencies of the Department of Defense
PUMP, HYDRAULIC, RAM, HAND DRIVEN
This recommendation applies to MOS Shift Registers. Definitions are given for P-channel r e g i s t e r s but are applicable to a l l CMOS
Recommended Characterization of MOS Shift Registers
Glass-lined open storage vessels, closed storage vessels, horizontal storage vessels and sleeve heat exchangers (2017)
Storage Oscilloscope
MICROCIRCUITS, MEMORY, DIGITAL, 512K x 8 STATIC RANDOM ACCESS MEMORY (SRAM), MONOLITHIC SILICON
MICROCIRCUIT, MEMORY, DIGITAL, SRAM, 512K x 8-BIT, MONOLITHIC SILICON
Blank detailspecification: MOS ultra-violet light erasable electrically programmable read only memories silicon monolitic circuits
This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix
MICROCIRCUIT, MEMORY, DIGITAL, CMOS 64K X 1, STATIC RAM, MONOLITHIC SILICON
MICROCIRCUITS, MEMORY, DIGITAL, NMOS, 246,144-BIT, DYNAMIC RANDOM ACCESS MEMORY (DRAM), MONOLITHIC SILICON
MICROCIRCUIT, MEMORY, DIGITAL, CMOS 128 X 8-BIT RANDOM ACCESS MEMORY (RAM), MONOLITHIC SILICON
MICROCIRCUIT, HYBRID, MEMORY, DIGITAL, 512K x 32-BIT, STATIC RANDOM ACCESS MEMORY, CMOS
MICROCIRCUIT, MEMORY, DIGITAL, 256K X 16 STATIC RANDOM ACCESS MEMORY (SRAM), MONOLITHIC SILICON
This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix
MICROCIRCUIT, MEMORY, DIGITAL, BIPOLAR, 256 X 9-BIT RAM, MONOLITHIC SILICON
Semiconductor integrated circuits - General principles of measuring methods for MOS random access memories
This notice should be filed in fiont of MIL-P-55 15D dated 14 MAR 91
PUMP, HYDRAULIC, RAM, HAND DRIVEN
This specification is approved for use by all Department and Agencies of the Department of Defense
PUMP, HYDRAULIC, RAM, HAND DRIVEN
This recommendation applies to MOS Shift Registers. Definitions are given for P-channel r e g i s t e r s but are applicable to a l l CMOS
Recommended Characterization of MOS Shift Registers
Glass-lined open storage vessels, closed storage vessels, horizontal storage vessels and sleeve heat exchangers (2017)
Storage Oscilloscope
MICROCIRCUITS, MEMORY, DIGITAL, 512K x 8 STATIC RANDOM ACCESS MEMORY (SRAM), MONOLITHIC SILICON
MICROCIRCUIT, MEMORY, DIGITAL, SRAM, 512K x 8-BIT, MONOLITHIC SILICON
Blank detailspecification: MOS ultra-violet light erasable electrically programmable read only memories silicon monolitic circuits
This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix
MICROCIRCUIT, MEMORY, DIGITAL, CMOS 64K X 1, STATIC RAM, MONOLITHIC SILICON
MICROCIRCUITS, MEMORY, DIGITAL, NMOS, 246,144-BIT, DYNAMIC RANDOM ACCESS MEMORY (DRAM), MONOLITHIC SILICON
MICROCIRCUIT, MEMORY, DIGITAL, CMOS 128 X 8-BIT RANDOM ACCESS MEMORY (RAM), MONOLITHIC SILICON
MICROCIRCUIT, HYBRID, MEMORY, DIGITAL, 512K x 32-BIT, STATIC RANDOM ACCESS MEMORY, CMOS
MICROCIRCUIT, MEMORY, DIGITAL, 256K X 16 STATIC RANDOM ACCESS MEMORY (SRAM), MONOLITHIC SILICON
This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix
MICROCIRCUIT, MEMORY, DIGITAL, BIPOLAR, 256 X 9-BIT RAM, MONOLITHIC SILICON